

CLAIMS

What is claimed is:

- 1 1. A method, comprising:
  - 2 examining a first instruction to determine a first destination that the first
  - 3 instruction will write on, the first instruction to be in an instruction window;
  - 4 examining a second instruction to determine a first source that the second
  - 5 instruction will use and a second destination that the second instruction will write on,
  - 6 the second instruction to enter the instruction window;
  - 7 setting a written on bit associated with the first instruction to a written on state
  - 8 if the first destination and the second destination will be the same operand;
  - 9 setting a used bit associated with the first instruction to a used state if the first
  - 10 destination and the first source will be the same operand; and,
  - 11 determining a priority of the first instruction from the written on and used bits.
  - 12
- 1 2. The method of claim 1, further comprising:
  - 2 determining a number of times that at least one instruction to enter the
  - 3 instruction window after the first instruction will use the first destination as a source for
  - 4 the at least one instruction to enter the instruction window after the first instruction.
- 1 3. The method of claim 1, further comprising:
  - 2 determining that the first instruction is useless if the first destination and the
  - 3 second destination are the same operand and if no instruction to enter the instruction
  - 4 window after the first instruction and before the second instruction will use the first
  - 5 destination as a source for the at least one instruction to enter the instruction window
  - 6 after the first instruction and before the second instruction.
- 1 4. The method of claim 3, further comprising eliminating the first instruction from
  - 2 the instruction window.
- 1 5. The method of claim 4, wherein the eliminating of the first instruction is
  - 2 delayed until the second instruction writes on the second destination.
- 1 6. The method of claim 3, further comprising recording whether the instruction
  - 2 was useless.

1 7. The method of claim 6, further comprising predicting whether the instruction  
2 will be useless based on the recording whether the instruction was useless in past  
3 occurrences.

1 8. The method of claim 1, further comprising:  
2 determining how many instructions will enter the instruction window after the  
3 first instruction and before the second instruction if the first destination and the first  
4 source are the same operand; and,

5 refining the priority of the first instruction based on the how many instructions  
6 will enter the instruction window after the first instruction and before the second  
7 instruction if the first destination and the first source are the same operand.

1 9. A processor, comprising:

2 an instruction window including a plurality of instruction entries  
3 including a first instruction entry and a second instruction entry, each instruction entry  
4 including an instruction field to be occupied by an instruction, a written on bit, a used  
5 bit, and a priority field determined from the written on bit and the used bit;

6 a fetcher to store a prior instruction in the first instruction entry and to store a  
7 subsequent instruction in the second instruction entry, the prior instruction and the  
8 subsequent instruction include a source and a destination.

9  
10 10. The processor of claim 9, wherein the written on bit of the first instruction entry  
11 to be set to a written on state if the destination of the prior instruction and the  
12 destination of the subsequent instruction are the same operand.

13  
14 11. The processor of claim 9, wherein the used bit of the first instruction entry to be  
15 set to a used state if the source of the subsequent instruction and destination of the prior  
16 instruction are the same operand.

1  
1 12. The processor of claim 11, wherein the used bit of the first instruction entry has  
2 a default value to be based on the type of instruction occupying the instruction field.

1  
2 13. The processor of claim 11, wherein the fetcher to further store one or more  
3 instructions that intervene between the prior instruction and the subsequent instruction

4 in one or more instruction entries of the plurality of instruction entries by including an  
5 intervening instruction field in each of the plurality of entries

6

1 14. The processor of claim 13, wherein when the destination of the prior instruction  
2 and the destination of the subsequent instruction are the same operand, the intervening  
3 instruction field of the first instruction entry to be set to indicate how many of the one  
4 or more instruction entries are occupied by the one or more instructions that intervene  
5 between the prior instruction and the subsequent instruction.

1 15. The processor of claim 9, further comprising:

2 a used count field of the first instruction entry to determine how many  
3 instruction entries other than the first instruction entry are occupied by instructions  
4 including a source that is the destination of the prior instruction

1 16. The processor of claim 9, further comprising the processor being configured to  
2 record a priority of at least one instruction.

1 17. The processor of claim 16, further comprising the processor being further  
2 configured to predict the priority of the at least one instruction based on the recorded  
3 priority.

1 18. A computer system, comprising:

2 a processor including

3 an instruction window having a plurality of instruction entries including  
4 a first instruction entry and a second instruction entry, each instruction entry  
5 including an instruction field to be occupied by an instruction, a written on bit, a  
6 used bit, and a priority field determined from the written on bit and the used bit;

7

8 a memory; and,

9 a fetcher to fetch instructions from the memory and to store a prior instruction  
10 in the first instruction entry and to store a subsequent instruction in the second  
11 instruction entry, both the prior instruction and subsequent instruction include a source,  
12 a destination, the written on bit of the first instruction entry to be set to a written on  
13 state if the destination of the prior instruction and the subsequent instruction are the  
14 same operand, and the used bit of the first instruction entry to be set to a used state if  
15 the source of the subsequent instruction and the destination of the prior instruction are  
16 the same operands.

- 1 19. The system of claim 18, wherein the processor further comprises:  
 2 a third instruction entry of the plurality of instruction entries wherein the fetcher  
 3 is to store an instruction that intervenes between the prior instruction and the  
 4 subsequent instruction in the third instruction entry; and,  
 5 an intervening instruction field of the first instruction entry to determine how  
 6 many of the plurality of instruction entries is occupied by an intervening instruction if  
 7 the source of the subsequent instruction is the destination of the prior instruction and if  
 8 no source of the intervening instructions is the destination of the prior instruction.
- 1 20. The system of claim 18, wherein the processor further comprises:  
 2 a used count field of the first instruction entry to determine how many  
 3 instruction entries other than the first instruction entry are occupied by instructions  
 4 including a source that is the destination of the prior instruction.
- 1 21. The system of claim 18, further comprising the processor being configured to  
 2 record a priority of at least one instruction.
- 1 22. The system of claim 21, further comprising the processor being further  
 2 configured to predict the priority of the at least one instruction based on the recorded  
 3 priority.
- 1 23. A circuit, comprising:  
 2 a written on logic to determine a written on bit;  
 3 a used logic to determine a used bit; and,  
 4 a priority logic to determine a priority based on the written on and the used bits,  
 5 the written on, used and priority logics to be associated with a first instruction entry of  
 6 a plurality of instruction entries in an instruction window, the plurality of instruction  
 7 entries to include a second instruction entry, the first instruction entry to be occupied by  
 8 a prior instruction and the second instruction entry to be occupied by a subsequent  
 9 instruction, the first and second instructions each include a source and a destination.
- 1 24. The circuit of claim 23, further comprising the written on logic to set the written  
 2 on bit to a written on state if the destination of the subsequent instruction is the same  
 3 operand as the destination of the prior instruction.
- 1 25. The circuit of claim 23, further comprising the used logic to set the used bit to a  
 2 used state if the source of the subsequent instruction is the destination of the prior  
 3 instruction.

- 1 26. The circuit of claim 23, further comprising the priority logic to set the priority  
2 to redundant if the written on bit is set to a written on state and the used bit is set to a  
3 not used state.
- 1 27. The circuit of claim 23, further comprising:  
2 an intervening instruction logic to determine whether a third instruction entry of  
3 the plurality of instruction entries is occupied by an instruction that intervenes between  
4 the prior instruction and the subsequent instruction.
- 1 28. The circuit of claim 23, further comprising:  
2 a used count logic to determine how many of the plurality of instruction entries  
3 are occupied by an instruction that is subsequent to the prior instruction and that has a  
4 source that is the same operand as the destination of the prior instruction.
- 1 29. The circuit of claim 23, further comprising:  
2 a recording logic to record the priority of at least one instruction.
- 1 30. The circuit of claim 23, further comprising a predicting logic to predict the  
2 priority of the at least one instruction based on the recorded priority.  
3